Assume that (i) main memory accesses take 50 ns and (ii) that memory accesses are 42% of all instructions.
The L1 cache attached to the processor has the following features:
Consider the addition of an L2 cache to the processor to presumably make up for its limited L1 cache capacity.
The L2 cache has the following features: